ABSTR4CT -This paper presents an on-chip multiphase LO generation and distribution technique used to implement a fully-integrated 2 4 4 % 8-path phased-array receiver in silicon. Sixteen LO phases are generated hy an LC ring oscillator and distributed hy a symmetric network to all eight paths. The 8-path array achieves a phase shifting resolution of 22.5' and a total array gain of 6idB.
I. INTRODUCTION Phased arrays are capable of beam forming and electronic steering by adjusting the relative phases ofthe signal received or transmitted by each antenna. In the past, the high price of discrete microwave modules limited the achievable complexity level of such systems for consumer applications. A low-cost fully-integrated silicon-based phased-array transceiver facilitates widespread commercial applications, such as ultra-high speed wireless communications and vehicular radar.
There is an industrial, scientific, and medical (ISM) band at 24GHz that can also be used for wireless communications. For indoor environments, the delay spread at 24GHz is smaller than that in lower frequency bands (e.g., 2.4GHz and 5GHz bands), allowing higher data rates [I] . Furthermore, an FCC To demonstrate the feasibility of a phased-may system on silicon and explore its advantages, we implemented the first fully-integrated 24GHz phasedarray in silicon. The signal path design and performance of the array were presented in [3] and will not be repeated here.
In this paper, we focus on phase generation and distribution techniques as well as LO phase shifting used in the array. Section 11 covers the system architecture, LO phase shifling issues, and multi phase generation. In Section 111, we provide detailed analyses of the phase distribution transmission lines. Measured performance of the 24-GHz phased-array is presented in Section IV.
SYSTEM CONSIDERATIONS
When a plane EM wave arrives at an antenna array at an angle cx with respect to the normal to the array plane, the signal is received by each antenna at a different time due to the spatial path difference. In general, a constant time delay at the receiver can compensate the arrival delay and effectively focus the beam in a desired direction. In a one-dimensional array, the effective beam angle, a, is related to the delay difference of two adjacent elements, AT, the spacing of two adjacent antennas, D, and the speed of light, c, via
With ideal delay element following each antenna, the beam forming works independently of the frequency and bandwidth of the signal. Unfortunately, there are practical challenges to implementation of such broadband delay elements in the W signal path, e.g., signal attenuation, noise, and linearity degradation, as well as signal dispersion. Fortunately, in many practical applications, particularly in wireless communications, the bandwidth of interest is a small fraction of the center frequency, and hence a uniform delay (linear phase) is only required over this narrow bandwidth.
An alternative approach for an integrated implementation of such a system is to perform the phase shifting in the LO path. If different down-converter mixers are driven with different phases, we can achieve the phase shifting at the LO and approximate the delay elements over a limited bandwidth. This architecture is particularly attractive for silicon-based integrated systems due to the large number of transistors available D. sin(a)=c. AT
)
and the possibility of accurate multiple phase generation and distribution.
An important question is the impact of phase shifting on signal integrity. Figure 1 shows the simulated eyediagrams of the received signal (without noise) for an 8-path phased-may receiver at bit rates of 4Gbis and 8Gbis at two different incident angles (45" and 90" with respect to normal) using a QfSK binary-coded complex modulation scheme with a carrier frequency of 24GHz. ' The inter-symbolic interference (ISI) is a function of signal's angle of arrival and the pulse shaping used. In this example, a square-root raised cosine filter with a roll-off factor, p, of 0.5 is used at both transmitter and receiver for pulse shaping. A p of 0.5 corresponds to a spectrum-efiiciency of 1.33 bits/s/Hz. Figure 4(b) . In our design, each line is 4pm thick, 5pm wide, 200pm long, with a 5pm edge-to-edge spacing. These lines are 12um above the silicon substrate. Figure 4(c) shows the extracted mutual inductance and coupling capacitance normalized to the inductance, /, and capacitance, c, respectively. It illustrates that although the capacitive coupling is negligible between nonadjacent lines, the magnetic coupling is significant and the mutual inductance decreases very slowly with the distance. where Imk and cmk are the mutual inductance and coupling capacitance between two lines with phase difference of k 0 However, in a finite array, the discontinuity at the edge and the inductive crosstalk between nonadjacent lines can produce significant mismatch at the outputs of arrangement 1.
According to Ampere's law, placing differential phase pairs as shown in arrangements 2 and 3 can minimize magnetic coupling. If 8 is small, (8=22.5" in this work) arrangement 3 bas better phase and amplitude matching characteristics than the other two. This is because in 3 the adjacent lines of two different pain are closer in phase so that the capacitive coupling between them is minimized. For a small 8, the characteristic impedance of the transmission lines in arrangement 3 can be approximated by the odd-mode impedance given by (3).
To compare these three proposed phase arrangements, the results of the EM simulations were employed in Agilent ADS. Each of the three arrays is driven by 16 evenly-spaced phases of a 19.2GHz sinusoid. The transmission lines see a resistance, R,, at both input and output ports. arrangements, it can be seen that arrangement 3 exhibits less mismatch, hence is adopted in our 24GHz phased array receiver.
IV. MEASUREMENT
The phased-array receiver is implemented in IBM 7HP SiGe BICMOS process with an HBT f, of I20GHz and 0.18-pm CMOS transistor [lO] . The die micrograph of the chip is shown in Figure 5 . The chip occupies an area of 3.3 x 3.5 mm'. Table 1 summarizes the measurement results. To assess the array performance, an artificial wave front is generated by feeding the RF inputs of each receiver path via power-splitters and adjustable phase-shifiers. This way the effects of antenna are separated from the receiver array performance. Figure 6 shows the normalized array gain as a function of signal incident angle at three different LO-phase settings for four-path operation. It clrarly demonstrates the programmable spatial selectivity of the phased-array receiver, and more than a 20dB peak-to-null ratio which verifies the symmetric distribution of the LO phases.
11. CONCLUSION An &path phased-array receiver with 22.5' beamforming resolution is demonstrated. The LO-path phase shifting is realized through using ring VCO, symmetric phase distribution network and phase selectors.
